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Abstract—For various medical monitoring and sensing applica-
tions it is desirable to power the electronics by scavenging energy
from any locally available source. An electrostatic motion-driven
generator for low-frequency (human body) motion has been de-
veloped by the authors using microelecromechanical system tech-
nology. The prototype generates pulses of 250 V on a 10-pF ca-
pacitor. This paper examines the design of a circuit and semicon-
ductor devices to convert this energy to a low voltage. Because of
the very small charge involved, the effects of leakage and para-
sitic stored charge are important. Converters for this application
using silicon-on-insulator metal–oxide–semiconductor field-effect
transistors and insulated gate bipolar transistors are compared
using physics-based finite-element simulation. The overall effec-
tiveness of the generation process is shown to be composed of sev-
eral terms which are functions of system parameters such as gener-
ator flight time, semiconductor device area, and circuit inductance.
It is shown that device area is a compromise between leakage cur-
rent, charge storage, and on-state voltage. It can, for a given gener-
ator and inductance, be optimized to provide the maximum energy
yield. Parasitic series inductance is shown to be of little importance
to the circuit efficiency; however, parasitic capacitance has a signif-
icant influence.
Index Terms—Buck converter, insulated gate bipolar transistor
(IGBT), lateral power semiconductor device, microelecromechan-
ical system (MEMS), micro generator, micropower electrostatic
generators, metal–oxide semiconductor field-effect transistor
(MOSFET), silicon-on-insulator (SOI).
I. INTRODUCTION
MANY chronically ill patients could significantly increasetheir quality of life and life expectancy if certain bio-
logical signs could be continually monitored during their daily
lives [1]. For example, high blood-sugar levels in people suf-
fering from diabetes can lead to heart attacks, stroke, kidney
failure, infections, and amputation. At present, the blood-sugar
level is monitored by drawing blood three times a day, and this
sampling rate is clearly not enough to approximate a healthy
body’s glucose control. Implanted biosensors could overcome
this problem by continually monitoring glucose levels and trans-
mitting them to a pager which the patient could carry in his or
her pocket. Implantable biosensors have also been suggested for
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continuous monitoring of blood pressure in patients with hyper-
tension, as this can significantly increase medication compli-
ance leading to a significant reduction in blood pressure. Real-
time processing of electrocardiograph traces can be very effec-
tive at revealing the early stages of heart disease [2], [3].
The placement of implantable biosensors would require
intrusive surgery and therefore replacement of the power source
is undesirable. A possible alternative to the use of batteries is
that of scavenging energy from the environment of the device.
Various energy-scavenging techniques which could be used to
power medical and other sensors have previously been reported,
including utilizing thermal gradients [4], [5], solar energy [6],
and electromagnetic waves [7]. However, powering devices
from the motion of the devices themselves has attracted the
most interest of all the energy-scavenging methods; Review in
[8, Ch.1].
Ideally these motion-powered microgenerators would occupy
a small area on the biosensor chip and convert mechanical mo-
tion to electrical energy for the sensing and signal-processing
functions. A variety of micromachined motion-driven genera-
tors are under development employing electrostatic [9], electro-
magnetic [10], or piezoelectric phenomena [11] to convert the
kinetic energy of a suspended mass into electrical energy. The
aim is to achieve a complete miniature on-chip power supply
whose manufacturing process is compatible with semiconductor
batch fabrication. This paper reports on initial development of
power conversion electronics for such a system.
II. SYSTEM DESCRIPTION
There is considerable motion and acceleration available from
body motion [12] and a typical walking pattern has been shown
to deliver acceleration levels exceeding 3 m/s in the human
lower back region. The amplitude of the motion is large com-
pared to the generator size, and the acceleration is irregular,
therefore it is difficult to use a resonant structure. The gener-
ator considered here is of a nonresonant capacitive type [13].
The moving mass is loosely sprung, and can therefore be stim-
ulated from low-frequency, irregular movement.
A. Prototype Generators
A prototype generator [14] of the type investigated is shown
in Fig. 1. It has an active area of 15 15 mm and is just over
1 mm thick. Most of the surface is taken up by a capacitor
0885-8993/$20.00 © 2006 IEEE
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Fig. 1. Prototype generator (20  20  1.5 mm).
Fig. 2. Exploded view of the generator in Fig. 1.
plate which is free to move in the direction normal to the gen-
erator plane. The exploded view in Fig. 2 shows the generator’s
three micromachined layers. The center frame that suspends the
moving plate, the base holding a stationary capacitive plate and
charging electrodes, and a lid with discharge contacts for mea-
suring the generated voltage. The center frame and moving plate
are of silicon, while the base and lid are made from a dielectric
material, currently Pyrex.
The charging contacts are slightly thicker than the stationary
capacitor plate and this height difference isolates the plates from
each other at minimum separation. We aim to replace the dis-
charge contacts by a permanently connected converter for con-
trolled and efficient energy extraction.
B. Phases of Operation
The generating cycle can be divided into five phases as illus-
trated by Fig. 3. The generator starts from the position where
the two electrodes are at their closest.
To initiate a generation cycle, the capacitor is precharged
(“Prime” phase), to a low voltage V . Here, the prototype device
Fig. 3. Generator operation phases: prime, wait, flight, and conversion.
has a capacitance of around 140 pF, and a 30-V supply places a
charge of approximately 4.2 nC onto the plates.
The charging circuit is then detached from the moving plate
and the device is primed and ready to generate (“Wait”).
When the movement of the device reaches the point where the
acceleration mass of the moving electrode exceeds the attrac-
tive electrostatic force holding the plates together, the movable
plate breaks away (“Flight”) and moves against the attractive
force between the plates, thereby increasing the potential en-
ergy in the system. If the charge is held constant, the capacitor
voltage increases, and the increase in potential energy is given
by
V V (1)
where V is the finishing voltage. Substituting the standard re-
lationships for parallel plate capacitors yields the generated en-
ergy in terms of the change in plate separation, , and the fin-
ishing voltage. It is clear that to obtain a good energy yield it
is beneficial to arrange for a high final voltage on the capacitor
plates
V (2)
V (3)
Fig. 4 shows measurements on a generator prototype using a
shaker table under sinusoidal excitation. At full separation the
capacitance drops to approximately 10 pF and the voltage rises
to 250 V. The presence of parasitic capacitance prevents the the-
oretical voltage of 420 V being obtained.
The converter can now be turned on to initiate the conversion
phase, during which the generator is discharged and the gener-
ated energy is extracted. The converter is required to deliver a
useful voltage of, say, 3 V.
C. Power Processing
An important consideration is that the converter should not
adversely affect the operation of the generator in the earlier
phases. Specifically, the circuit should not significantly leak cur-
rent during the flight of the moving plate or present a large par-
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Fig. 4. Measured output characteristics (the effective capacitance is inferred
from the voltage measurement).
Fig. 5. Half-bridge step-down power converter with boot-strap high-side gate
drive. Simulations: no low-side switch, only diode.
asitic capacitance that absorbs charge from the generator during
the flight.
A suitable power conversion circuit is the half-bridge
step-down circuit shown in Fig. 5. The half-bridge has been
chosen so that a boot-strap drive can be used to turn on the
high-side semiconductor switch, in this case a metal–oxide
semiconductor field-effect transistor (MOSFET). Although the
generation cycle time is long (circa 1 s) and unpredictable, the
power converter need only operate for less than 1 s to com-
pletely discharge the capacitor and so the boot-strap technique
is viable. It is proposed to use the circuit in single-shot mode. It
is desirable to use an integrated inductor, and inductance values
in the range 1–10 H appear to be achievable [15], [16]. The
discharge of the generator will occur in a short current pulse
and controlling this current through chopping would require a
high switching frequency and associated losses. Currents of the
order of 0.1–1 A are expected over periods of up to 1 s.
As a first step to designing the circuit, an assessment was
made of the input resistance and capacitance that the cir-
cuit must present in the off-state at the maximum generator
voltage in order not to compromise generation. The generator’s
electro-mechanical system was simulated numerically using
Matlab for a range of static impedances on the generator
outputs, assuming a 20-ms flight time. The requirements are
unusually strict: to maintain 80% of the generated energy the
off-state loading should be more than 10 and less than
1 pF [13]. These values are not available with standard discrete
MOSFETs rated for 300-V blocking.
III. SYSTEM EFFECTIVENESS
The operation of the generator system is subject to a number
of power loss terms and there are several variables that can be
adjusted to optimize the power yield. Several of the factors are
related and there are competing factors that need to be traded
off against each other. These will be introduced in brief before
a more detailed discussion of the design is presented.
A. Mechanical Effectiveness
The issue with the mechanical system is not so much effi-
ciency but the effectiveness in coupling energy from the motion
into work done against the electrostatic force. The maximum
attainable power density is strongly influenced by the generator
architecture and conversion strategy, e.g., operating in constant
voltage mode or constant charge mode or making use of me-
chanical resonance. However, for a given architecture, generator
dimensions, and motion of the generator frame, the mechanical
efficiency is solely a function of the electrostatic force [13]. In
the constant charge case discussed here, this force can be con-
trolled by setting the precharge voltage.
The precharge voltage should be set to produce an electro-
static force which maximizes the force-distance product. Too
high a voltage (and force) and the plate will fail to move or will
not travel the full distance. Too low a voltage (and force) and
the opportunity to generate against a higher force is lost. The
optimal force allows the plate to break free close to the point of
maximum acceleration. We define the mechanical effectiveness
as the ratio of energy coupled per stroke to the maximum that
could have been achieved
(4)
B. Generation Efficiency
During the flight phase the plates of the capacitor should be
opened under approximately constant charge conditions. This
requires a circuit with unusually stringent requirements for par-
asitic capacitance and leakage. Within the semiconductor de-
vices, capacitances occur at semiconductor junctions and be-
tween conducting layers (such as between source region and
the carrier wafer). As the voltage across the generator capacitor
rises during the flight, the parasitic capacitances in the converter
(principally those of the semiconductors) must also be charged
by displacing charge from the generator. Because this displaced
charge is lost when the converter is switched on, this represents
a loss of useful charge and a reduction in the stored energy in
the generator. The generation efficiency is given by
(5)
where is the increase in stored energy in the generator.
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C. Conversion Efficiency
The circuit used to discharge the generator and form the low
voltage output will have various power losses which include the
losses in the high-side switch and low-side diode, conduction
loss in the inductor and the power consumed in the gate drive of
the switch. We can define the conversion efficiency as
(6)
The total conduction period is very short and devices never
reach their steady-state carrier concentrations. There is, there-
fore, not clearly defined boundary between the switching phase
and the conduction phase and the forward conductivity con-
tinues to improve throughout the conduction period. The sepa-
ration of losses is not meaningful. Increasing the cross-sectional
area of the switch will decrease conduction loss, but is counter
to the requirements for high generation efficiency because of the
increase in parasitic capacitance. The area also affects the gate
drive requirement. The switch losses are also affected by the
choice of inductor because this sets the amplitude and duration
of the discharge current. Similar tradeoffs apply to the low-side
diode. Increasing the cross section of the diode reduces the con-
duction losses during the free-wheeling phase, but increases the
charge withdrawn from the generator in order to reverse bias
the diode at the instant when the high-side switch is turned on,
thereby increasing the switch losses.
D. System Effectiveness
The various factors can be combined together to form an
overall effectiveness of the system as
(7)
The dominating factors are expected to be as shown in Table I.
The device dependencies are discussed later.
The mechanical effectiveness is mainly a function of the
precharge voltage and system motion. Increasing the precharge
voltage may increase or decrease the mechanical effectiveness.
An optimal voltage exists (which maximizes the force-distance
product) and so changing the precharge may take the force
closer to, or further from this optimal value. Increasing the
magnitude of the frame motion will decrease the mechanical
effectiveness unless the precharge voltage is also increased
to compensate and re-establish the optimal force for the new
motion. Parasitic damping effects may also increase for higher
amplitude inputs, decreasing the mechanical effectiveness.
Increasing the flight-time will decrease the generation effi-
ciency because increased leakage will occur. Increased device
area increases lossy charge sharing during generation, and can
significantly affect the conversion phase either way, as described
later on. Increasing the operating voltage increases the gener-
ation efficiency, see (3). The inductor’s parasitic capacitance
reduces the generation efficiency and the value of the induc-
tance significantly influences the conversion efficiency as de-
scribed later on. Drift region length and carrier lifetime influ-
ence leakage and, in turn, the generation efficiency. These prop-
erties affect the devices’ voltage ratings and their on- and offs-
tate impedances. Increased gate area increases the device’s par-
TABLE I
DOMINANT FACTORS INFLUENCING MECHANICAL EFFECTIVENESS,
GENERATION EFFICIENCY AND CONVERSION EFFICIENCY
: Positive influence.
: Negative influence.
: Could be either, depending on several of the factors.
asitic capacitance and slows the switching process, thereby re-
ducing both generation and conversion efficiencies respectively.
The task is to maximize the energy that can be extracted from
the mechanical source and delivered to the low voltage supply.
The optimization of the mechanical aspects have been previ-
ously reported [13]. The work reported here concentrates on de-
signing a power converter circuit, including designing its MOS-
FETs (and reverse diodes), such that they maximize the genera-
tion and conversion efficiency and do not significantly degrade
the mechanical effectiveness.
IV. INITIAL CONVERTER DESIGN
A. System Simulation
Simulation of the converter circuit requires detailed models
of the semiconductors which account for the charge flows in
the devices and in the substrate wafer. Simulations were per-
formed using Silvaco software in “mixed-mode” where finite
element (FE) models of the semiconductor devices can be in-
corporated into a circuit with lumped elements. The FE models
account for physical effects such as electron-hole-pair genera-
tion and impact ionization (leakage currents), substrate currents,
charge storage, and for carrier life-times corresponding to non-
irradiated epitaxial silicon. It is important to simulate the two
devices with the buried oxide and conducting substrate, because
the capacitive currents through the high-side switch and its sub-
strate during turn-on are significant compared to the amount of
charge available on the generator. Combining FE level simula-
tion of the semiconductors with the mechanical simulation was
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Fig. 6. Cross section of MOSFET. Device structure: mirrored at the drain and
extruded into third dimension. Section width 70 m, epitaxial silicon thickness
1.4 m, buried oxide thickness 4 m.
not judged necessary at this stage. Separate simulations were
performed with the generator capacitor in its closed and open
position in order to assess the charge sharing effects.
B. Initial Device Design
To achieve the very high insulation levels required, a
thin-layer silicon-on-insulator (SOI) MOSFET design [17]
was chosen initially. This technology is compatible with mi-
croelecromechanical system (MEMS) and integrated circuit
processing. The focus within this aspect of the system is to
design a device with the appropriate leakage and parasitic
capacitance and the ability to conduct the necessary on-state
current with low power loss. A key parameter is the effective
area of the device. In this study a linear 0.015-mm cell was
designed with a half-width of 70 m, as shown in Fig. 6, and
larger effective areas were obtained through parallel connection
of cells.
C. Charge Leakage
The MOSFET cell shown in Fig. 6 was designed according
to process specifications in the literature [17] to block 330 V
and carry a current of 1 mA. The output characteristics of one
0.015 mm cell are shown in Fig. 7. For gate voltages above 3 V
the desired forward current lies in the MOSFET’s ohmic region.
In the off-state (for gate voltages below 2 V) the high voltage
on the MOSFET causes carrier-pair generation and therefore a
voltage and active area dependent leakage current. The carrier
lifetime for the FE models was chosen to be 1 s which is typical
of power MOSFETs. At room temperature and 300 V, a single
cell conducts a leakage current of 98 pA. Leakage occurs pre-
dominantly during the phases where the voltage is high and it is
an exponential function of voltage; the leakage current doubles
from 250 to 300 V.
The charge lost to leakage depends on the duration of the
flight of the moving capacitor plate and any delay between the
open position being attained and the discharge being initiated.
The portion of the flight for which the voltage exceeds 250 V
is of most importance. This time depends mainly on the nature
of the motion, and it is usually below 10 ms for walking-in-
duced motion. The discharge process occurs too fast for resis-
tive leakage during this phase to become significant. As an esti-
mate, each cell leaks 0.98 pC over 10 ms and a 30-cell (30 mA)
MOSFET would lose 29.4 pC in this time. This loss is small
Fig. 7. Output characteristics obtained from the MOSFET’s FE model for one
cell (0.015 mm ).
Fig. 8. Test circuit for simulation of charge sharing during flight phase.
compared to the 4.2-nC initial charge of the prototype gener-
ator and constitutes a reduction of less than 1% in generation
efficiency .
D. Charge Sharing During the Flight Phase
As the voltage rises across the moving plate capacitor, charge
will flow onto any parasitic capacitances connected in parallel.
In particular, the voltage also rises across the MOSFET of the
converter circuit and some of the charge stored on the gener-
ator will be displaced into the MOSFET. The degree of dynamic
charge sharing depends, in part, on the charge required to de-
plete the MOSFET to achieve voltage blocking. This is not a
linear effect: the depletion region capacitance decreases rapidly
with rising voltage.
The charge displacement can be quantified by simulating the
amount of charge that is absorbed by the converter during the
flight. A capacitor representing the open generator was added
to the mixed circuit/FE model of the converter, as illustrated in
Fig. 8.
Charge was pumped into the system and the distribution of
charge was assessed. First, the generator was charged without
the converter to give the linear voltage-charge relationship
shown in Fig. 9. Second, the converter was connected and a
curved voltage-charge relationship obtained. The horizontal
distance between the two curves is the charge absorbed by
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Fig. 9. Voltage-charge characteristics of the generator (open and closed) with
and without conversion circuitry. These simulated curves were generated by
plotting the voltage rise associated with current (or charge) being injected into
the respective systems.
the converter at a particular voltage. To achieve a given final
voltage, a larger precharge voltage is required with the con-
verter present, but this will alter the trajectory of the flight and
will have an influence on the mechanical effectiveness of the
generator.
Fig. 9 also shows the voltage-charge characteristic for the
generator capacitor in the closed (precharge) position. The areas
under the various curves represent stored energy and the area
bordered by the open-capacitor and closed-capacitor curves and
a line of constant charge represents the energy converted from
mechanical to electrical form for a flight at constant charge. The
portion shown as stored in the power converter will be
dissipated within the MOSFET when the MOSFET turns on and
only the portion stored in the capacitor is available
to be converted to useful output. The figure also shows how the
constant charge trajectory would be modified by charge leakage
during the flight.
To assess the generation efficiency, exact voltage-charge pro-
files were found through mixed-mode FE simulation for num-
bers of cells between six and 100 (corresponding to MOSFETs
designed for 6–100 mA). The diode area has been scaled to re-
main equal to the MOSFET area. Fig. 10 shows that at 100 cells
there is a significant displacement of charge into the MOSFET
but that below 30 cells the displacement does not greatly affect
the recoverable charge. With a charge of 3 nC, the open gener-
ator alone reaches 300 V but with the converter attached using
30-cell MOSFET and a 30-cell diode around 14% of the charge
is absorbed by the converter and only 260 V is achieved.
E. Conversion Efficiency Trade-Offs
It has been shown that if the MOSFET is small enough, the
converter does not significantly harm the generation efficiency.
This section analyzes whether a converter with such a small
MOSFET can achieve sufficient conversion efficiency.
Fig. 10. Voltage-charge characteristics of the generator with the converter
circuit attached. Results shown for MOSFET sizes ranging from six to
100 cells.
Mixed-mode circuit/FE simulation was used to assess the ef-
ficiency of the converter in converting the stored energy at high
voltage to a 3-V output. The circuit of Fig. 5 was used and the
generator was modeled as a 10-pF capacitor charged to 300 V.
The MOSFET was turned on 10 ns into the simulation with a
3-V signal driving through a 10- gate resistor.
It is convenient to split the operation of the circuit into three
phases as shown in Fig. 11. The converter is used in single-
pulse mode and the source is weak enough to be completely dis-
charged within a few nanoseconds. In the first phase, during the
turn-on of the MOSFET, current flows into the diode to estab-
lish a reverse bias and to allow the voltage over the MOSFET to
reduce. This current is supplied by the generator and this is an
unwanted loss of charge. During the second phase, the inductor
current increases and the generator voltage falls until the gener-
ator is completely discharged. At this point the inductor current
is at its maximum. Then the longest phase begins in which the
current free-wheels through the diode until the inductor is de-
magnetized.
Fig. 12 shows the voltage and current waveforms during
this conversion process, using 30-cell devices and a 10- H
inductor. Later on, we will discuss the initial section of the
rapidly changing device voltages and currents during turn-on
using the zoomed-in waveforms in Fig. 15.
At turn-on the voltage across the diode begins to rise and
this reverse biasing of the diode requires a significant cur-
rent through the MOSFET’s drain and source terminals. A
large component of the diode charging current is required
to charge the diode’s anode-substrate capacitance. As the
high-side MOSFET source voltage (which is also the inductor
voltage) swings upwards to meet the generator voltage (also
the MOSFET drain voltage), a capacitive displacement current
flows through the MOSFET substrate. This substrate current
contributes mostly to the MOSFET source current, and only
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Fig. 11. Three phases of conversion with distinct current patterns.
Fig. 12. Conversion waveforms showing effects which are considered during
optimization. Top: generator, inductor and output capacitor voltage. Bottom:
inductor current and high-side MOSFET terminal currents.
marginally to the drain current. Note that the peak substrate
currents are nearly as high as the peak drain currents.
The charging of the diode and substrate capacitance causes a
loss of generator charge as seen in the generator voltage drop-
ping rapidly from 300 to 260 V. This voltage drop could be re-
duced by reducing the area of the diode and therefore also its
capacitance.
Once the diode has been reverse biased, the MOSFET current
drops and then increases again as the inductor current increases.
In this particular situation, the high inductor current causes the
MOSFET to saturate and the voltage drop across the device to
reach almost 50 V. Increasing the device area (number of cells)
would overcome this and decrease power loss during the mag-
netization phase. This requirement opposes the need to reduce
the device area in order to increase generation efficiency.
In the free-wheeling phase, the output capacitor is charged
while the inductor current free-wheels through the diode. Ini-
tially there is a significant voltage drop ( 20 V) over the diode
which reduces as the carrier distribution climbs to its steady state
level, and increasing the diode area would decrease the power
loss during this phase.
Fig. 13. Summarized simulated conversion results showing efficiency for
various inductors and device areas.
Efficiency was assessed from the increase in energy stored
in the output capacitor compared to the energy initially stored
in the generator. The 30-cell, 10- H case gives an efficiency
of 43%. Fig. 13 summarizes efficiencies for converters with a
range of devices areas and inductor values.
From the 30-cell, 10- H case the efficiency could be im-
proved by either increasing the inductor value or increasing the
number of cells. Larger inductors reduce the peak currents and
the tendency for the MOSFET to saturate but would be difficult
to fabricate in an integrated design. Increasing the number of
cells is effective up to an optimal number. Small devices show
large on-state losses and corresponding low efficiency whereas
larger devices exhibit too much charge sharing and the effi-
ciency is again compromised.
The results in Fig. 13 only take account of the conversion
cycle and it must be noted that increasing the number of cells
beyond 30 starts to have a significant impact on the effectiveness
of generation as revealed in Fig. 10.
F. Gate Drive Power
An additional loss not accounted for in Fig. 13 is the energy
required to switch the MOSFET. The power dissipated in the
gate and gate resistor is proportional to the device area and a
weak function of the gate resistor. For the 30-cell device approx-
imately 500 pJ is dissipated per switching event in the device
and the 10- gate resistor. Increasing the gate resistor to 100
reduces the gate drive energy to around 300 pJ. Increasing the
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Fig. 14. Output characteristics obtained from the IGBT’s FE model for one
cell (0.015 mm ), and no self-heating.
gate resistance too far means the device will saturate during the
reverse biasing of the diode. Switching frequencies of around
1 Hz are expected and power loss of 0.3–0.5 nW would result.
V. REVISED DEVICE DESIGN
For the microgenerator application it has been seen that re-
duced device areas for the same device resistivity would in-
crease both the generation and the conversion efficiencies. A
reduced device on-state voltage would also increase the conver-
sion efficiency. There are a large number of published devices,
listed, for example, in [18] which conduct higher currents than
MOSFETs for the same active device area. Of these the fur-
thest developed and most popular is the insulated gate bipolar
transistor (IGBT) [19], [20]. IGBTs are normally employed for
slower switching high-power applications and examples in the
literature are mostly for large area devices, rated from Amps to
many kilo-Amps. There are few examples of 300-V applications
for small currents where the device capacitance is critical.
A. IGBT Design for a Low Current Single-Pulse Converter
IGBTs are designed to establish high-level carrier injection
and in the on-state the device contains orders of magnitude more
charge carriers than are present in a MOSFET. The result is a
lower on-state voltage for a given current density.
Turn-on and turn-off, however, require the on-state charge
distribution to be built up or displaced, respectively, and often
switching speed limitations apply, due to current crowding
effects. Normally it can take several microseconds for an IGBT
to reach its final low value of on-state voltage but in this case
the device can be driven with a small gate resistor and the
turn-on process completed rapidly because turn-off restrictions
do not apply. The small number of cells also reduces the current
crowding problem and current densities can be increased over
those of larger area IGBTs. An IGBT was designed based on
Fig. 15. Conversion waveforms IGBT versus MOSFET in the single-pulse
buck-converter attached to the open generator. Top: device voltages (V ,
V ). Center: device currents. Bottom: instantaneous power in the devices.
the SOI MOSFET described above. The only change over the
MOSFET cross section shown in Fig. 6 is that the anode well
is -type. The -buffer and background doping are adjusted
slightly to ensure correct field shaping at the collector (anode)
end of the device. Simulated output characteristics for this cell
are shown in Fig. 14.
B. Conversion Performance Using SOI IGBT
It must be noted that the simulated output characteristics in
Fig. 14 are generated using steady-state carrier distributions that
are normally only achieved after the device has been switched
on for a few microseconds. During the conversion phase, how-
ever, the device does not have time to reach these distributions
and transient simulations are necessary to accurately assess
conversion efficiency with the IGBT. Fig. 15 shows conversion
waveforms for both the IGBT and MOSFET circuit (30-cell
devices, 10- H inductor). In order to allow a comparison with
previous graphs, the device and diode areas are identical, even
though it would probably be beneficial to optimize the ratio of
the two areas.
Despite identical gate resistors and gate areas, the IGBT
achieves a lower on-state voltage and reaches it more quickly
than the MOSFET. This increases the current surge through
the device to charge the diode. Fig. 15 also shows the power
dissipated in the MOSFET and diode (drain current device
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Fig. 16. Summarized simulated conversion efficiencies for IGBTs (solid) and
MOSFETs (dashed) for a range of inductors and device areas.
voltage). During the magnetization phase the losses in the IGBT
are significantly lower. The higher circuit current accelerates
the commutation to the diode.
Fig. 16 shows the conversion efficiency of the IGBT circuit
(solid lines) superimposed onto the MOSFET results of Fig. 13
(dashed lines). The general tendency is for the efficiency
to reach a maximum value for a particular device size; the
efficiency drops off toward smaller device areas where the
efficiency is limited by the devices’ on-state, and drops off
toward increasing device areas where losses associated with
charge sharing begin to dominate. Since the capacitances are
virtually identical for the MOSFET and IGBT at hand, the
efficiencies converge for increasing device sizes.
The 30-cell, 10- H case gives an efficiency of 51% compared
to 43% for the MOSFET. Alternatively the 43% efficiency could
be matched with the IGBT using half the device area or half the
value of inductor. A smaller inductor may be easier to imple-
ment.
Fig. 16 also shows that the smaller the device area, the greater
is the improvement of the IGBT over the MOSFET. Below a
certain device size, the current density exceeds the voltage de-
pendent safe-operating area and the IGBT suffers from dynamic
latch-up. In this particular case, latch-up is a desirable effect
since it enables high current densities and provides improved
efficiency. The effect can be seen in Fig. 16 where the efficien-
cies increase for device areas below 10 cells.
VI. EFFECT OF OTHER CIRCUIT PARASITICS
The conversion efficiency is very sensitive to some parasitic
circuit elements. The influence of stray inductance in the gen-
erator or between elements of the system were found not to im-
pinge on the conversion efficiency. No special care appears to be
necessary in the layout of the generator, device and diode with
respect to inductance. By contrast, stray capacitances do need
to be considered.
Fig. 17. Simulated reduction of the conversion efficiency with increasing
capacitance inter-turn “parallel” capacitance of the output inductor. Results are
for a 30-cell IGBT and 10-, 3-, and 1-H output inductors.
A. Inductor Inter-Turn Capacitance
The inter-turn capacitance of the inductor requires charging
in order for the inductor voltage to rise. Initially, this extracts
charge from the generator and lowers the peak inductor cur-
rent. Although the charge is recovered during the free-wheeling
phase, the efficiency of conversion has already been compro-
mised by the reduced magnetization of the inductor.
Fig. 17 shows that conversion efficiency drops off dramati-
cally with increasing inductor inter-winding capacitance. This
demands an inductor with very low parasitic capacitances. The
simulations have been carried out for three inductor values to
demonstrate that it is the absolute value of the parasitic inter-turn
capacitance that matters. Low absolute values for the parasitic
capacitances can be achieved by improving the winding tech-
nology. The circuit efficiency is less affected by parasitic ca-
pacitance if the inductor is small and so the design and selection
of semiconductor device which facilitates the use of a small in-
ductor is particularly important.
It is interesting to note that the efficiency of the 30-cell, 1- H
circuit is improved by adding some parasitic capacitance. This
is because this capacitance requires charging during device
turn-on, and the increased current causes the IGBT to latch-up
dynamically, thereby lowering the on-state voltage.
B. Inductor Capacitance to Substrate
The inductor was modeled as a lossy transmission line (with
nine - - elements) in order to assess the influence of ca-
pacitance to substrate. The transmission line requires a fine dis-
cretization at the diode end in order to model the loss of charge
during the initial phase of device turn-on.
Fig. 18 shows that capacitance to substrate is less critical
than the inter-turn capacitance. Also, it is usually technologi-
cally possible to keep the capacitance to substrate lower than the
inter-turn capacitance. Therefore, the inter-turn capacitance is
the main parasitic to minimize, and the capacitance to substrate
will be important, but not critical, in the design of the generator.
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Fig. 18. Simulated reduction of the conversion efficiency with increasing
capacitance to substrate and inter-turn “parallel” capacitance of the output
inductor. Results are for a 30-cell IGBT and a 10-H output inductor.
VII. CONCLUSION
Power processing for MEMS scale electrostatic generators
calls for unusual properties from the semiconductors used in
the power converter. The choice of semiconductor affects both
the generation phase (transfer of energy from the mechanical
system to the generator capacitor) and the conversion phase
(conversion of electrical energy from high to low voltage). The
basic requirement for the prototype generator is for a device that
can block voltages in the region of 300 V and carry a pulse cur-
rent in the region of 200 mA for 100 ns. The variable capac-
itor generator works with such a low charge that its operation
is compromised by both leakage and parasitic charge storage in
the devices of the power converter. These requirements point to
the use of a small area semiconductor and the voltage rating sug-
gests that a MOSFET would be suitable. A silicon-on-insulator
structure was adopted to achieve high insulation. Simulation of
the converter with detailed FE device models was used to assess
the design. It was found that device leakage was not as signif-
icant as parasitic charge storage in its impact on the efficiency
of the generation process. Devices with areas of 0.45 mm or
less could maintain a generator efficiency of over 50% with the
prototype device.
Simulation of the conversion process showed that devices of
this size required inductors of 10 H or greater to obtain con-
version efficiencies above 40%. The small area MOSFETs were
found to saturate (and become lossy) because of the relatively
high amplitude current pulse. Increasing the inductor size re-
duces the current amplitude but leads to systems that are dif-
ficult to integrate. Increasing the MOSFET size increases the
conversion efficiency at the expense of generation efficiency. In-
creasing the diode size increases the efficiency during the free-
wheeling stage of conversion but leads to increased power loss
when establishing reverse bias in the free-wheel diode. Notwith-
standing the relatively small currents, the solution appears to be
to increase the current density in the device by using a bipolar
device such as an IGBT. It was found that by using an IGBT, ei-
ther the device area or the inductor value could be halved while
maintaining conversion efficiency. It is possible that latching
bipolar devices may provide further improvements. It was noted
that dynamic latch up of the IGBT, where it occurred, was ben-
eficial.
Reducing the inductor size is important for ease of integration
but is also important because inter-turn and turn-to-substrate
parasitic capacitance were found to have a significant detri-
mental affect on conversion efficiency.
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